
clk
en
rst_n
q_reg[15:0]
CLR
C
CE
D
PRE
Q
RTL_REG_ASYNC
n/c
q[15:0]
q0_i
I0[15:0]
I1[15:0]
O[15:0]
RTL_XOR
q1_i
V=B"0101101", S=1'b1
I0[6:0]
S=default
I1[6:0]
O[6:0]
S
RTL_MUX